All-Optical Clocked Flip-Flops Exploiting SOA-Based SR Latches and Logic Gates
نویسندگان
چکیده
All-optical flip-flops are key components for photonic digital processing in next generation optical networks and optical computing. In most digital applications signals synchronization with an external reference clock is a basic feature. In this paper an entire set of all-optical clocked flip-flops, including SR, D, T, and JK types is proposed and demonstrated. Each configuration employs a single SR latch and optical logic gates previously introduced in literature. The bi-stable element is based on a gain quenching mechanism between two coupled ring lasers using a semiconductor optical amplifier (SOA) as active element. A ∩B, A ∩B , and A ∩B ∩C logic functions, where A, B and C are the clock and the control signals respectively, are carried out by exploiting four wave mixing (FWM) and cross gain modulation (XGM) nonlinear effects in SOAs. Different flip-flop logical functionalities are obtained by adding to the latch scheme one of the logic gates, or a combination of them. Performance evaluation in terms of extinction ratio demonstrates the effectiveness of the proposed schemes. Speed limitation of flip-flop switching operation is also investigated and photonic integration is identified as a feasible solution to increase the functioning speed beyond GHz.
منابع مشابه
Performance Analysis of Reversible Sequential Circuits Based on Carbon NanoTube Field Effect Transistors (CNTFETs)
This study presents the importance of reversible logic in designing of high performance and low power consumption digital circuits. In our research, the various forms of sequential reversible circuits such as D, T, SR and JK flip-flops are investigated based on carbon nanotube field-effect transistors. All reversible flip-flops are simulated in two voltages, 0.3 and 0.5 Volt. Our results show t...
متن کاملEfficient Design of Reversible Sequential Circuit
Reversible logic has come to the forefront of theoretical and applied research today. Although many researchers are investigating techniques to synthesize reversible combinational logic, there is little work in the area of sequential reversible logic. Latches and flip-flops are the most significant memory elements for the forthcoming sequential memory elements. In this paper, we proposed two ne...
متن کاملDesign Of 3-Valued R-S & D Flip - Flops Based on Simple Ternary Gates
described. A new clock is developed according to which circuit makes transition as well as retains present, past & former past information. The proposed flip-flops are constructed using clocked T-Gates that reduces the number of transistors required to implement single clocked gates. In the verification by simulation, the proposed flip-flops appear to have lesser power consumption, better speed...
متن کاملStuck at Fault Testing Using Reversible Sequential Circuits
we propose the design of two vectors testable sequential circuits based on conservative logic gates. Any sequential circuit based on conservative logic gates can be tested for classical unidirectional stuck-at faults using only two test vectors. The two test vectors are all 1s, and all 0s. The designs of two vectors testable latches, masterslave flip-flops and double edge triggered (DET) flip-f...
متن کاملDesigning a Novel Power Efficient D- Flip-Flop using Forced Stack Technique
In Integrated circuits a gargantuan portion of on chip power is expended by clocking systems, which comprises of timing elements such as flip-flops, latches and clock distribution network. These elements absorb approximately 30% to 60% of the total power dissipation in the system. In order to design high performance and power efficient circuits a scrupulous approach should be adopted to reduce ...
متن کامل